解鸿国;宋树祥;

• 1:广西师范大学电子工程学院

摘要(Abstract)：

针对传统CMOS电流乘除法器存在线性度不高、工作频率低等缺点,提出一种以平方根电路、平方/除法器电路为核心的基于MOS管跨导线性原理的新型高频高线性CMOS电流模乘/除法器。在TSMC0.35μm CMOS集成工艺下进行HSPICE仿真测试表明:该电路在3V电源电压下,-3dB带宽可达到35.1MHz,电源静态功耗为202.68μW,输出电流为0～25.1μA,非线性误差为0.85%,总谐波失真为0.14%。本文提出的乘除法器电路与Tanno、Lopez等提出的基于跨导线性原理的乘除法器电路相比,优点在于-3dB带宽提高了,功耗降低了,电源电压降低了,线性度提高了,精度提高了,并且采用了相对更先进的0.35μmCMOS工艺,可缩小芯片面积,节约成本。

关键词(KeyWords)： 平方根电路;平方/除法器电路;乘法器/除法器;跨导线性原理

Abstract:

Keywords:

基金项目(Foundation): 国家自然科学基金资助项目(61061006)

作者(Authors): 解鸿国;宋树祥;

DOI: 10.16088/j.issn.1001-6600.2012.02.003

参考文献(References)：

• [1]LOPEZ-MARTIN A J,CARLOSENA A.Design of MOS-translinear multiplier/dividers in analog VLSI[J].VLSIDesign Journal,2000,11(4):321-329.
• [2]LOPEZ-MARTIN A J,CARLOSENA A.A versatile 1.5 V current-mode CMOS analog multiplier/divider circuit[C]//Circuit Paradigm in the 21th Century:Proceedings of the 15th European conference on circuit theory and de-sign.Espoo:Helsinki University of Technology,2001:89-92.
• [3]LOPEZ-MARTIN A J,CARLOSENA A.Systematic design of companding systems by component substitution[J].Analog Integrated Circuits and Signal Processing,2001,28(1):91-106.
• [4]De La CRUZ-BLAS C A,LOPEZ-MARTIN A J,CARLOSENA A.1.5 V four-quadrant CMOS current multiplier/di-vider[J].Electronics Letters,2003,39(5):434-436.
• [5]TANNO K,ISHIZUKA O,TANG Zheng.Four-quadrant CMOS current-mode multiplier independent of device pa-rameters[J].IEEE Trans Circuits SystⅡ:Analog and Digital Signal Processing,2000,47(5):473-477.
• [6]GRAVATI M,VALLE M,FERRI G,et al.A novel current-mode very low-power analog CMOS four quadrantmul-tiplier[C]//Proc the 31st European Solid-state Circuits Conference.New York:IEEE Press,2005:495-498.
• [7]LOPEZ-MARTIN A J,CARLOSENA A.Current-mode multiplier/divider circuits based on the MOS translinearprinciple[J].Analog Integr Circuits Signal Process,2001,28(3):265-268.
• [8]宋树祥.奇数阶电流模式全通滤波器综合设计[J].广西师范大学学报:自然科学版,2011,29(3):9-13.